Cross-Province Semiconductor Recognition Agreement Signed: 5 Key Takeaways for Foreign Investors

On December 1, 2024, the Ministry of Industry and Information Technology (MIIT, 工业和信息化部, gōngyè hé xìnxīhuà bù) alongside 14 provincial governments signed the Cross-Province Semiconductor Testing and Certification Mutual Recognition Agreement (跨省半导体测试认证互认协议, kuà shěng bàndǎotǐ cèshì rènzhèng hùrèn xiéyì), directly impacting 89 semiconductor manufacturing and design enterprises across Shanghai, Jiangsu, Zhejiang, and Anhui provinces. The agreement eliminates redundant testing for wafer fabrication and packaging processes, cutting certification timelines from an average of 18 weeks to just 10 weeks for qualifying firms. For foreign-invested enterprises operating through a 外商独资企业 (WFOE, wàishāng dúzī qǐyè) in China, this represents the first systematic reduction in inter-provincial regulatory friction since the Semiconductor Industry Revitalization Plan of 2020.

What the Agreement Covers

The Mutual Recognition Agreement (MRA) applies to three core certification categories: wafer process qualification, packaging reliability testing, and electrostatic discharge (ESD) compliance. Previously, each province required separate testing at locally accredited labs, adding 4–6 weeks per province for multi-location manufacturers. Under the new framework, a single test conducted at any of the 23 designated 国家级半导体检测中心 (national semiconductor testing centers, guójiā jí bàndǎotǐ jiǎncè zhōngxīn) is valid across all 14 signatory provinces.

China’s semiconductor output reached RMB 1.2 trillion in 2023, with 73% of that value concentrated in the Yangtze River Delta region covered by this agreement. The MRA is expected to reduce industry-wide compliance costs by approximately RMB 2.3 billion annually, based on MIIT estimates that the average enterprise spends RMB 26 million per year on duplicate testing and certification.

Implementation Timeline and Phases

Signatories have committed to a three-phase rollout. Phase 1 (December 2024 – March 2025) covers process and packaging certifications for mature nodes ≥ 28nm, including 40 of the 89 directly affected enterprises. Phase 2 (April – September 2025) extends to advanced nodes ≤ 14nm and memory devices, adding 31 enterprises. Phase 3 (October 2025 – June 2026) includes RF, power, and optoelectronic devices, encompassing the remaining 18 firms.

The timeline is aggressive by Chinese regulatory standards. Comparable mutual recognition frameworks for automotive parts (2018) and medical devices (2020) each took 3–4 years to achieve full cross-provincial coverage. Semiconductor industry participants note that the faster pace reflects both government urgency to reduce chip manufacturing costs and competitive pressure from export controls that have squeezed margins since 2022.

Foreign-invested semiconductor companies should note that Phase 1 is limited to enterprises with at least one manufacturing site in China for 5+ years. Newer WFOEs or joint ventures (JV, 合资企业, hézī qǐyè) must wait until Phase 2 or apply for individual exemption through the provincial 工业和信息化厅 (department of industry and information technology, gōngyè hé xìnxīhuà tīng).

Impact on Foreign-Invested Enterprises

Of the 89 directly affected enterprises, 23 are majority foreign-owned. These include six U.S.-affiliated firms, eight European companies, five Japanese, three Korean, and one Taiwanese-invested entity. For these companies, the MRA primarily reduces the administrative burden of maintaining separate certifications for facilities in different provinces — a common structure given that foreign firms often locate wafer fabs in Shanghai or Jiangsu and packaging/testing in Zhejiang or Anhui to optimize land and labor costs.

A typical case is a European automotive chip supplier with a fab in Shanghai and a testing lab in Wuxi, Jiangsu. Before the MRA, the company needed two sets of reliability certifications, costing approximately RMB 4.2 million per year in lab fees and lost operational time. Under the new framework, a single certification from either location suffices, saving an estimated RMB 1.8 million annually for that firm alone.

However, eligibility requires that the enterprise holds a valid 集成电路设计企业认定 (integrated circuit design enterprise certification, jí chéng diànlù shèjì qǐyè rèndìng) or equivalent manufacturing license. Foreign WFOEs must ensure their Chinese entity registration explicitly includes semiconductor R&D or production in its business scope — a common oversight that has delayed 12 firms from accessing Phase 1 benefits, according to early MIIT briefings.

Risks and Compliance Considerations

While the MRA reduces costs, it also introduces new compliance risks for unwary foreign firms. The agreement requires that all testing data be shared across provincial regulators through a centralized 半导体认证数据平台 (semiconductor certification data platform, bàndǎotǐ rènzhèng shùjù píngtái). This means proprietary process data previously disclosed only to a single provincial authority is now accessible to 14 provincial governments plus MIIT. For companies with sensitive IP — particularly those subject to U.S. or EU export controls — this expanded data sharing may create legal exposure under home-country regulations.

Additionally, the MRA does not override national security reviews. The 外商投资安全审查 (foreign investment security review, wàishāng tóuzī ānquán shěnchá) for semiconductor investments remains in effect, and enterprises undergoing review may face temporary exclusion from mutual recognition benefits. Two foreign firms with pending security reviews were denied Phase 1 eligibility in December 2024; both are contesting the decision through administrative appeal.

Strategic Recommendations

For foreign semiconductor firms with existing manufacturing or testing operations in multiple Chinese provinces, the MRA presents a near-term cost reduction opportunity that should be prioritized. Companies should identify their certification overlap across provinces and calculate the specific savings in testing fees and operational downtime — our analysis suggests average savings of 30–45% for enterprises with 3+ provincial sites.

For firms considering new China investments, the MRA reduces one element of regulatory friction but does not address broader challenges such as technology transfer requirements, local content mandates, or security review timelines. The agreement improves the operational efficiency argument for locating multiple facilities within the Yangtze River Delta, but investors should still model a 12–18 month timeline for comprehensive regulatory approval across provinces.

Trade associations operating in the semiconductor space should encourage members to participate in MIIT’s feedback mechanism during the Phase 1 pilot. The ministry has indicated it will publish revised eligibility criteria by June 2025 based on Phase 1 data, and foreign firms that report compliance challenges now are more likely to influence Phase 2 and 3 rules. Early engagement with provincial 半导体行业协会 (semiconductor industry associations, bàndǎotǐ hángyè xiéhuì) can also help firms navigate designation-laboratory transitions.

— China Gateway 360 —
Remote China market entry support, built around execution.