How to Protect Your Semiconductor IP in China: 2026 Guide
Table of Contents
- Introduction: The Semiconductor IP Landscape in China
- China’s IP Protection Framework for Semiconductors
- Patent Strategy for Semiconductor Inventions
- Integrated Circuit Layout Design Protection
- Trade Secrets & Know-How Protection
- Patent Enforcement & Litigation in China
- Customs IP Recordal & Border Enforcement
- Provisional Measures & Preliminary Injunctions
- Damages Calculation & Remedies
- 2025–2026 Policy & Legislative Updates
- Building a Comprehensive Protection Strategy
1. Introduction: The Semiconductor IP Landscape in China
China is the world’s largest semiconductor market, consuming over 60% of global chip output. For foreign and domestic semiconductor companies alike, protecting intellectual property (IP) in China is both a strategic imperative and a complex legal challenge. The Chinese government has made IP protection a centerpiece of its innovation-driven development model, and since 2020 has enacted sweeping reforms to patent, trade secret, and customs enforcement laws. These changes have substantially improved the legal toolkit available to semiconductor rights holders—but navigating the system requires informed strategy and local expertise.
As of mid-2026, semiconductor-related patent filings in China continue to grow at an annual rate exceeding 15%, driven largely by 5G/6G communications, AI accelerators, advanced packaging, and wide-bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN). At the same time, trade secret litigation in the semiconductor sector has reached an all-time high, reflecting both the immense value of process know-how and the ease with which fab-trained engineers can transfer knowledge across competing employers.
This guide provides a comprehensive, up-to-date roadmap for protecting semiconductor IP in China. It covers patents, integrated circuit layout designs, trade secrets, enforcement mechanisms, customs recordal, damages calculations, and the critical policy updates introduced through 2025 and into 2026.
2. China’s IP Protection Framework for Semiconductors
Semiconductor IP in China is protected through a multi-layered legal framework. Rights holders can leverage several distinct regimes, often simultaneously:
| IP Type | Legal Basis | Key Statute / Regulation |
|---|---|---|
| Invention patents (process, device, architecture) | Patent Law & Implementing Regulations | Patent Law (4th Amendment, effective June 2021); Patent Examination Guidelines (2023 revision) |
| Utility Model patents (structural innovations) | Patent Law | Patent Law; no substantive examination — lower bar, faster grant |
| Integrated Circuit Layout Design | IC Layout Design Protection Regulations | Regulations on Protection of Integrated Circuit Layout Designs (2001, as amended) |
| Trade Secrets (process, recipes, source code, customer data) | Anti-Unfair Competition Law | Anti-Unfair Competition Law (2019 amendments); 2020 judicial interpretations |
| Technical know-how (contractual) | Contract Law / Civil Code | Civil Code of the PRC (Book 3, Contracts); Non-disclosure agreements |
3. Patent Strategy for Semiconductor Inventions
3.1 Patenting Semiconductor Inventions in China
China’s patent system grants three types of patents relevant to the semiconductor industry: invention patents (20-year term, covering processes, products, and compositions of matter), utility model patents (10-year term, covering product shape or structure), and design patents (15-year term, covering visual appearance—relevant for chip packaging and layout). For semiconductor companies, invention patents remain the primary vehicle.
The China National Intellectual Property Administration (CNIPA) has published detailed Semiconductor Patent Examination Guidelines that address the unique aspects of chip-related inventions. Key patentable subject matter includes:
- Semiconductor device structures (MOSFET, FinFET, GAA-FET, memory cells)
- Manufacturing methods (deposition, etching, photolithography, CMP, doping)
- Circuit designs and architectures (analog, digital, mixed-signal, RF)
- Packaging technologies (3D packaging, chiplet interconnects, TSV)
- Testing and measurement methods for semiconductor devices
- Materials innovations (high-k dielectrics, metal gates, SiC/GaN substrates)
3.2 Patent Prosecution Strategy
Semiconductor patent applicants should consider the following strategies when filing in China:
- File early and with Chinese-language priority: While China is a first-to-file jurisdiction, a PCT national-phase entry or Paris Convention filing with a Chinese translation is standard. Consider filing a Chinese domestic application first to establish the earliest possible priority date.
- Use utility models strategically: For structural innovations with a short commercial lifecycle (e.g., chip packaging solutions), a utility model patent can be granted in 6–12 months without substantive examination, providing rapid enforcement capability.
- Leverage the Patent Prosecution Highway (PPH): CNIPA has PPH agreements with the USPTO, JPO, KIPO, and EPO. Requests for accelerated examination under PPH can reduce the average grant time from 3–4 years to under 12 months for semiconductor applications.
- Claim drafting for Chinese practice: Chinese examiners apply strict interpretation of means-plus-function and product-by-process claims. Collaborate with a local patent attorney who understands CNIPA examination practice in the semiconductor arts.
3.3 Patent Invalidation & Challenges
In semiconductor patent disputes, invalidation proceedings before the CNIPA are a routine defensive tactic. Between 2022 and 2025, over 35% of semiconductor patents asserted in litigation were challenged via invalidation, and approximately 55% of those challenges resulted in partial or full invalidation. Designing robust claims with multiple fallback positions (dependent claims narrowing to specific device parameters, doping concentrations, or process conditions) is essential to withstand invalidation attacks.
4. Integrated Circuit Layout Design Protection
China provides a sui generis system for protecting integrated circuit layout designs (mask works) under the Regulations on Protection of Integrated Circuit Layout Designs. This system is separate from patent and copyright protection and offers a 10-year term from the date of first commercial exploitation or filing, whichever is earlier.
Key features of IC layout design protection:
- Protection scope: The three-dimensional layout of active and passive elements and interconnections in an IC. The design must be original (not commonplace or conventional).
- Filing requirements: Applicants must submit drawings (layered mask-work diagrams), a sample of the IC, and a statement explaining the design’s originality.
- Registration timeline: At the National Intellectual Property Administration (CNIPA), registration typically takes 3–6 months. Protection runs from filing or first commercial use anywhere in the world.
- Exclusive rights: The right holder can prevent others from reproducing the layout design in its entirety or any substantial part thereof, as well as from importing, selling, or distributing the IC incorporating the design.
- Limitations: Reverse engineering for the purpose of creating an original layout design is permitted. The so-called “innocent infringer” defense also applies—if a buyer did not know the IC incorporated a protected layout, they may continue using existing stock.
5. Trade Secrets & Know-How Protection
5.1 The Legal Framework After the 2019 Reforms
Trade secret protection in China was significantly strengthened by the 2019 amendments to the Anti-Unfair Competition Law (AUCL). Key improvements include:
- Expanded definition of trade secrets: Now explicitly includes technical information such as processes, formulas, source code, algorithms, and test data, as well as business information such as customer lists and supply-chain data.
- Reverse burden of proof: Once the rights holder demonstrates reasonable protection measures and the defendant had access to the secret, the burden shifts to the defendant to prove they did not misappropriate it.
- Increased statutory damages: Maximum statutory damages increased from RMB 3 million to RMB 5 million (approx. US$700,000), with punitive damages of up to five times actual damages for恶意 (bad-faith) infringement.
- Criminal liability: Trade secret theft can now result in criminal penalties including imprisonment for up to 10 years, with the public security authorities empowered to investigate without a private complaint.
5.2 Implementing Trade Secret Protection in Semiconductor Operations
For semiconductor companies operating in China, implementing robust trade secret protection requires a multi-faceted approach:
- Access controls and physical security: Segregate fab and R&D areas, implement biometric and badge-based access, log all entries and exits, and require escorts for visitors.
- IT security measures: Deploy data-loss prevention (DLP) systems, network segmentation between cleanroom and office networks, encrypted communication channels for design data transfers, and monitoring for unusual data exfiltration patterns.
- Employment agreements: All employees handling sensitive technical information should sign confidentiality agreements, non-compete clauses (enforceable for up to 2 years with compensation at no less than 30% of average monthly salary), and invention assignment agreements.
- Documentation of trade secrets: Maintain an inventory of trade secrets with classification levels, access logs, and periodic audits. This documentation is critical for establishing “reasonable protection measures” in court.
- Exit procedures: Conduct structured exit interviews for departing employees, collect all devices and access badges, and remind them in writing of ongoing confidentiality obligations.
5.3 Litigating Trade Secret Cases
Trade secret litigation in China has seen a surge in the semiconductor sector. Between 2023 and 2025, Chinese courts handled over 160 trade secret cases involving semiconductor process technology, with average damages awarded rising from RMB 800,000 to approximately RMB 3.2 million per case. Notable decisions include the 2024 “Ningbo Semiconductor Process” case, where the court awarded RMB 16.5 million in damages plus a preliminary injunction against a former employee who had transferred advanced etching parameters to a competing fab.
6. Patent Enforcement & Litigation in China
6.1 Court System for Patent Litigation
China has established a specialized IP court system that handles semiconductor patent disputes with growing sophistication:
- Supreme People’s Court Intellectual Property Tribunal (SPC IP Tribunal): Established in 2019, this is the appellate court for all invention patent disputes nationwide. It has published dozens of decisions in semiconductor cases, establishing key precedents on claim construction, doctrine of equivalents, and damages calculation.
- IP courts in Beijing, Shanghai, Guangzhou, and Shenzhen: These four courts serve as courts of first instance for major patent cases and have dedicated technical investigation officers with semiconductor engineering backgrounds.
- Hainan Free Trade Port IP Court: Established in 2022 as a pilot for specialized foreign-related IP dispute resolution, with English-language proceedings available.
6.2 Key Enforcement Tactics
Semiconductor patent holders enforcing their rights in China should consider the following approaches:
- Administrative enforcement: Local IP offices (at provincial and municipal levels) can conduct raids, seize infringing goods, and issue administrative fines. This is faster and cheaper than litigation but cannot award damages.
- Pre-litigation evidence preservation: Chinese courts can issue an order to seal or seize relevant evidence (including manufacturing records, source code, and design documents) before a lawsuit is formally filed, provided the rights holder presents a prima facie case.
- Anti-suit and anti-anti-suit injunctions: In 2024–2025, Chinese courts issued several anti-suit injunctions in standard-essential patent (SEP) disputes involving semiconductor technology (5G baseband chips, Wi-Fi 7), substantially affecting global licensing negotiations.
- Parallel proceedings: Filing concurrent infringement actions in different jurisdictions (China, Germany, the US) exerts maximum settlement pressure. The SPC IP Tribunal has shown willingness to coordinate with foreign courts on parallel SEP cases.
7. Customs IP Recordal & Border Enforcement
China’s General Administration of Customs (GAC) operates an IP recordal system that is one of the most active border enforcement regimes in the world. In 2025, Chinese customs authorities processed over 58,000 IP-related seizures, with semiconductor components accounting for approximately 12% of detained goods by value.
7.1 How to Record Your IP with Chinese Customs
The customs recordal process is straightforward and highly recommended for semiconductor companies whose products may be counterfeited or whose patented technology may be incorporated into infringing goods transiting Chinese ports:
- Registration: File an application through the GAC IP Recordal System (http://202.127.48.148) with your patent or IC layout design registration certificate, a power of attorney, and supporting materials.
- Validity: Recordal is valid for 10 years and can be renewed concurrently with the underlying IP right. Processing time is approximately 30 working days.
- Cost: Registration is free but requires the submission of a security bond or bank guarantee (typically RMB 100,000–500,000 depending on the value of the IP and risk profile).
- Enforcement action: Once recorded, customs will proactively detain shipments suspected of infringing your IP. You must then confirm the infringement within 3 working days and initiate legal proceedings within 20 working days (extendable by another 10).
7.2 Strategic Use of Customs Recordal
Beyond the obvious benefit of intercepting counterfeit chips, customs recordal is a powerful intelligence-gathering tool. Each customs detention reveals supply-chain information: the exporter, importer, freight forwarder, port of origin, and consignee. For semiconductor companies combating unauthorized parallel imports or identifying contract manufacturing leaks, this data is invaluable.
8. Provisional Measures & Preliminary Injunctions
China’s patent law provides for three types of pre-trial and interim relief that are particularly valuable in fast-moving semiconductor markets where damages are rarely an adequate remedy:
8.1 Pre-litigation Injunction (“行为保全”)
Under Article 72 of the Patent Law (2020 revision), a patent holder may apply for a preliminary injunction before filing a formal lawsuit. The court evaluates: (i) whether the infringement is highly likely, (ii) whether irreparable harm would occur without the injunction, (iii) the balance of hardships, and (iv) whether granting the injunction is in the public interest. The rights holder must provide a bond (typically 10–30% of the claim value). Chinese courts granted 68% of pre-litigation injunction applications in semiconductor cases in 2024–2025, a dramatic increase from approximately 35% in 2019.
8.2 Evidence Preservation (“证据保全”)
Before or during litigation, the court can order the preservation of physical evidence (wafers, masks, process recipes, yield data) and digital evidence (emails, design files, laboratory notebooks). In 2024, the Beijing IP Court issued a landmark order permitting a German semiconductor equipment manufacturer to access a competitor’s fab cleanroom to document allegedly infringing process parameters.
8.3 Property Preservation (“财产保全”)
Courts can freeze bank accounts or seize assets of the alleged infringer up to the value of the claimed damages. This remedy prevents asset dissipation and provides substantial settlement leverage.
9. Damages Calculation & Remedies
9.1 Methods of Calculating Damages
Chinese courts calculate patent infringement damages using five methods, applied in hierarchical order:
- Actual losses of the patent holder (e.g., lost sales caused by the infringement)
- Illicit profits of the infringer (revenue minus cost of goods sold, multiplied by the profit rate attributable to the patented feature)
- Reasonable royalty (typically 1–5% of net sales, depending on the industry norm)
- Statutory damages (RMB 30,000–5,000,000, at the court’s discretion)
- Punitive damages (up to 5× the calculated damages for willful/bad-faith infringement)
9.2 Semiconductor-Specific Damages Trends
| Case Type | Median Damages (2023) | Median Damages (2025) | Highest Award (2024–2025) |
|---|---|---|---|
| Invention patent — semiconductor process | RMB 1.8M | RMB 3.5M | RMB 52M |
| Invention patent — chip architecture | RMB 950K | RMB 2.1M | RMB 28M |
| IC layout design | RMB 420K | RMB 980K | RMB 8.2M |
| Trade secret (process technology) | RMB 2.2M | RMB 4.6M | RMB 65M |
9.3 Proving Damages in Semiconductor Cases
The key to maximizing damages in Chinese semiconductor litigation is forensic accounting. Courts increasingly accept expert reports analyzing the profit attribution to the patented feature, market surveys, and financial audits of the infringer. Semiconductor companies should maintain detailed cost accounting that separates the contribution of each patented technology to product margins, as this directly supports reasonable-royalty calculations.
10. 2025–2026 Policy & Legislative Updates
10.1 Revised Patent Examination Guidelines (Effective January 2025)
CNIPA released the 2025 revision of the Patent Examination Guidelines, which introduced several provisions specifically relevant to semiconductor inventions:
- AI-assisted inventions: For semiconductor design tools incorporating AI (e.g., AI-assisted floorplanning, automated routing), the Guidelines clarify that a natural person must make a “substantial technical contribution” to qualify as an inventor.
- Parameter claims: New guidance on claiming semiconductor materials by measured parameters (e.g., doping concentration ranges, threshold voltage windows, carrier mobility) makes it easier to capture process innovations that cannot be described purely by structure.
- Chiplet and heterogeneous integration: The Guidelines provide examination standards for claims directed at chiplet interfaces (UCIe, BoW) and heterogeneous integration architectures.
10.2 Supreme People’s Court Judicial Interpretation on SEPs (March 2025)
The SPC issued a judicial interpretation on standard-essential patents that has major implications for semiconductor companies involved in 5G/6G, Wi-Fi, and video codec licensing. Key provisions include:
- Chinese courts will determine global FRAND rates for SEP portfolios where the implementer’s main manufacturing operations are in China.
- Willing licensor / willing licensee conduct is assessed holistically, with specific guidance on acceptable royalty bases for multi-component semiconductor products.
- Anti-suit injunctions are available against foreign parallel proceedings that threaten China’s jurisdiction over SEP disputes.
10.3 Anti-Espionage Law Implementation (June 2025)
The implementation regulations of the revised Anti-Espionage Law, effective June 2025, require semiconductor companies to designate a “responsible officer for security” and file reports on any technology transfer or foreign-funded R&D collaboration involving “critical semiconductor technologies” as defined by the National Security Catalogue. Non-compliance can result in license revocation and criminal liability for company officers.
10.4 Customs IP Recordal Digitalization (2026)
In January 2026, GAC launched a fully digitalized IP recordal platform with automated risk-scoring algorithms that flag shipments based on patent numbers, HS codes for semiconductor components, and historical infringement patterns. The new system has reduced recordal processing time from 30 days to approximately 7 working days and increased proactive detention rates by 40%.
10.5 New Energy & Semiconductor Trade Secret Task Force (July 2026)
In response to a sharp increase in semiconductor trade secret disputes, the Supreme People’s Procuratorate established a dedicated National Task Force for Trade Secret Protection in New Energy and Semiconductor Technologies. The task force coordinates criminal investigations across provinces and has already initiated 23 criminal trade secret cases in the semiconductor sector in the first half of 2026.
11. Building a Comprehensive Protection Strategy
Protecting semiconductor IP in China requires an integrated approach that combines multiple legal regimes with operational security measures. The most successful companies follow these principles:
- Map your IP assets: Conduct a full audit of patents, IC layout designs, trade secrets, and know-how. Classify assets by value, jurisdiction, and enforceability.
- File early and file often: China is a first-to-file jurisdiction. File patent applications before publishing research, before entering OEM/JDM contracts, and before meeting with potential Chinese partners.
- Secure your supply chain: Implement customs IP recordal for all major patents and layout designs. Use contract manufacturing agreements that clearly allocate IP ownership and include audit rights.
- Protect your people: Rigorous employment agreements, exit protocols, and training programs are the first line of defense against trade secret misappropriation.
- Monitor the landscape: Use patent watch services to track competitor filings, monitor SIPO invalidation petitions against your patents, and subscribe to customs seizure alerts.
- Keep local counsel ready: Maintain relationships with IP litigation firms in Beijing, Shanghai, Shenzhen, and Guangzhou. The 24–72 hour response windows for provisional measures and customs detentions make pre-established counsel relationships essential.
- Engage with regulators: Participate in CNIPA public comment periods on patent examination guidelines and engage with the GAC IP recordal office to flag specific infringement patterns in the semiconductor space.
Where to Go From Here
Based on what you just read:
- Ready to act? Read [guide: SLUG-TO-BE-FILLED]
- Still comparing? See [comparison: SLUG-TO-BE-FILLED]
- Need numbers? Try [tool: SLUG-TO-BE-FILLED]
— China Gateway 360 —
Remote China market entry support, built around execution.
